M17_Project
/
TR-9
mirror of https://github.com/M17-Project/TR-9.git
1
0
Fork 0
Code Issues Releases Wiki Activity

added "//DONE" marker to errata

pull/2/head
ng91 2020-09-13 22:48:52 +02:00
parent 5a550c8938
commit 2c91166850
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
ERRATA.txt
View File

@ -1,7 +1,7 @@
Important notes:
#1: Capacitor C47 on the mainboard is placed incorrectly in the schematic, so the silkscreen is also incorrectly showing its polarity. Please mount the capacitor the other way round with respect to the silkscreen (negative terminal to ground).
#2: Capacitors C76, C79 and C87 are marked as 50V, X7R type dielectric, when it should be 10V, X5R/X7R.
#3: R20 can be anything between 47R to 1k.
#4: All ferrite beads (including L1) are Fair-Rite 2506032217Y2.
#5: Volume pot is 50k/log Alps RK0971111Z32 with an SPST.
#1: Capacitor C47 on the mainboard is placed incorrectly in the schematic, so the silkscreen is also incorrectly showing its polarity. Please mount the capacitor the other way round with respect to the silkscreen (negative terminal to ground). //DONE
#2: Capacitors C76, C79 and C87 are marked as 50V, X7R type dielectric, when it should be 10V, X5R/X7R. //DONE
#3: R20 can be anything between 47R to 1k. //DONE
#4: All ferrite beads (including L1) are Fair-Rite 2506032217Y2. //DONE
#5: Volume pot is 50k/log Alps RK0971111Z32 with an SPST. //DONE
#6: All tact buttons on the side (including PTT) can be of the same type.