mirror of https://github.com/M17-Project/TR-9.git
added 6 testpoints
parent
61f4d3f7d7
commit
ca3b1df06c
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
@ -1433,7 +1432,7 @@ Connection ~ 1550 3000
|
|||
Wire Wire Line
|
||||
1550 3000 1550 2950
|
||||
Wire Wire Line
|
||||
1150 4700 1500 4700
|
||||
1150 4700 1350 4700
|
||||
Wire Wire Line
|
||||
1550 3850 1550 3500
|
||||
Wire Wire Line
|
||||
|
@ -1482,9 +1481,7 @@ F 3 "~" H 1900 6250 50 0001 C CNN
|
|||
1 1900 6250
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4100 6350 3850 6350
|
||||
Text GLabel 4100 6350 2 50 Output ~ 10
|
||||
Text GLabel 4150 6350 2 50 Output ~ 10
|
||||
ADC3_1
|
||||
Wire Wire Line
|
||||
6300 6150 6300 6350
|
||||
|
@ -1657,7 +1654,7 @@ Wire Wire Line
|
|||
Wire Wire Line
|
||||
2600 5550 2600 5700
|
||||
Wire Wire Line
|
||||
1150 6250 1400 6250
|
||||
1150 6250 1300 6250
|
||||
Wire Wire Line
|
||||
1700 5950 1900 5950
|
||||
Wire Wire Line
|
||||
|
@ -1873,4 +1870,54 @@ Wire Wire Line
|
|||
2650 1450 2700 1450
|
||||
Wire Wire Line
|
||||
2700 1450 2700 1550
|
||||
$Comp
|
||||
L Mainboard-rescue:TestPoint_Probe-Connector TP?
|
||||
U 1 1 5E819125
|
||||
P 1300 6250
|
||||
AR Path="/5DF0E505/5E819125" Ref="TP?" Part="1"
|
||||
AR Path="/5DFC2ACA/5E819125" Ref="TP8" Part="1"
|
||||
F 0 "TP8" H 1453 6351 50 0000 L CNN
|
||||
F 1 "TestPoint_Probe" H 1453 6260 50 0000 L CNN
|
||||
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 1500 6250 50 0001 C CNN
|
||||
F 3 "~" H 1500 6250 50 0001 C CNN
|
||||
1 1300 6250
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Connection ~ 1300 6250
|
||||
Wire Wire Line
|
||||
1300 6250 1400 6250
|
||||
$Comp
|
||||
L Mainboard-rescue:TestPoint_Probe-Connector TP?
|
||||
U 1 1 5E826F59
|
||||
P 4000 6350
|
||||
AR Path="/5DF0E505/5E826F59" Ref="TP?" Part="1"
|
||||
AR Path="/5DFC2ACA/5E826F59" Ref="TP10" Part="1"
|
||||
F 0 "TP10" H 4150 6650 50 0000 L CNN
|
||||
F 1 "TestPoint_Probe" H 4150 6550 50 0000 L CNN
|
||||
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 4200 6350 50 0001 C CNN
|
||||
F 3 "~" H 4200 6350 50 0001 C CNN
|
||||
1 4000 6350
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 4000 6350
|
||||
Wire Wire Line
|
||||
4000 6350 3850 6350
|
||||
Wire Wire Line
|
||||
4000 6350 4150 6350
|
||||
$Comp
|
||||
L Mainboard-rescue:TestPoint_Probe-Connector TP?
|
||||
U 1 1 5E8457FD
|
||||
P 1350 4700
|
||||
AR Path="/5DF0E505/5E8457FD" Ref="TP?" Part="1"
|
||||
AR Path="/5DFC2ACA/5E8457FD" Ref="TP9" Part="1"
|
||||
F 0 "TP9" H 1503 4801 50 0000 L CNN
|
||||
F 1 "TestPoint_Probe" H 1503 4710 50 0000 L CNN
|
||||
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 1550 4700 50 0001 C CNN
|
||||
F 3 "~" H 1550 4700 50 0001 C CNN
|
||||
1 1350 4700
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Connection ~ 1350 4700
|
||||
Wire Wire Line
|
||||
1350 4700 1500 4700
|
||||
$EndSCHEMATC
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
|
|
@ -1254,6 +1254,7 @@ F0 "U" -350 350 50 H V C CNN
|
|||
F1 "Memory_Flash_W25Q32JVSS" 300 350 50 H V C CNN
|
||||
F2 "Package_SO:SOIC-8_5.23x5.23mm_P1.27mm" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
ALIAS W25Q128JVS
|
||||
$FPLIST
|
||||
SOIC*5.23x5.23mm*P1.27mm*
|
||||
$ENDFPLIST
|
||||
|
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
Binary file not shown.
|
@ -1,4 +1,4 @@
|
|||
update=03/03/2020 18:39:45
|
||||
update=04/03/2020 08:23:52
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
|
|
@ -1,5 +1,4 @@
|
|||
EESchema Schematic File Version 4
|
||||
LIBS:Mainboard-cache
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
|
@ -87,10 +86,8 @@ F 3 "" H 6650 4350 50 0001 C CNN
|
|||
$EndComp
|
||||
Wire Wire Line
|
||||
6450 4150 6750 4150
|
||||
Text GLabel 6850 3950 2 50 Input ~ 10
|
||||
Text GLabel 6750 3950 2 50 Input ~ 10
|
||||
UART3_RX
|
||||
Wire Wire Line
|
||||
6450 3950 6850 3950
|
||||
$Comp
|
||||
L Mainboard-rescue:Conn_01x10-Connector_Generic J7
|
||||
U 1 1 5E1EAE64
|
||||
|
@ -178,4 +175,6 @@ Wire Wire Line
|
|||
Wire Wire Line
|
||||
3900 3750 4000 3750
|
||||
Connection ~ 4000 3750
|
||||
Wire Wire Line
|
||||
6450 3950 6750 3950
|
||||
$EndSCHEMATC
|
||||
|
|
|
@ -86,10 +86,8 @@ F 3 "" H 6650 4350 50 0001 C CNN
|
|||
$EndComp
|
||||
Wire Wire Line
|
||||
6450 4150 6750 4150
|
||||
Text GLabel 6850 3950 2 50 Input ~ 10
|
||||
Text GLabel 6750 3950 2 50 Input ~ 10
|
||||
UART3_RX
|
||||
Wire Wire Line
|
||||
6450 3950 6850 3950
|
||||
$Comp
|
||||
L Mainboard-rescue:Conn_01x10-Connector_Generic J7
|
||||
U 1 1 5E1EAE64
|
||||
|
@ -177,4 +175,6 @@ Wire Wire Line
|
|||
Wire Wire Line
|
||||
3900 3750 4000 3750
|
||||
Connection ~ 4000 3750
|
||||
Wire Wire Line
|
||||
6450 3950 6750 3950
|
||||
$EndSCHEMATC
|
||||
|
|
Loading…
Reference in New Issue