mirror of https://github.com/wolfSSL/wolfBoot.git
Added support for STM32G0 (tested on STM32G070-Nucleo)
Daniele Lacamera
David Garske
parent
b5584968c4
commit
254882c5f2
4
arch.mk
4
arch.mk
|
|
@ -25,6 +25,10 @@ ifeq ($(ARCH),ARM)
|
|||
ifeq ($(TARGET),stm32l0)
|
||||
CORTEX_M0=1
|
||||
endif
|
||||
|
||||
ifeq ($(TARGET),stm32g0)
|
||||
CORTEX_M0=1
|
||||
endif
|
||||
|
||||
## Cortex-M CPU
|
||||
ifeq ($(CORTEX_M0),1)
|
||||
|
|
|
|||
|
|
@ -69,6 +69,41 @@ Possible workarounds:
|
|||
- Compile ed25519 with debug (optimizations are disabled) : `make TARGET=stm32l0 DEBUG=1`
|
||||
- Use ECDSA instead (which is much faster) : `make TARGET=stm32l0 SIGN=ECC256`
|
||||
|
||||
## STM32G0x0/STM32G0x1
|
||||
|
||||
Example 128KB partitioning on STM32-G070:
|
||||
|
||||
- Sector size: 2KB
|
||||
- Wolfboot partition size: 32KB
|
||||
- Application partition size: 45 KB
|
||||
|
||||
```C
|
||||
#define WOLFBOOT_SECTOR_SIZE 0x800 /* 2 KB */
|
||||
#define WOLFBOOT_PARTITION_BOOT_ADDRESS 0x8000
|
||||
#define WOLFBOOT_PARTITION_SIZE 0xB000 /* 45 KB */
|
||||
#define WOLFBOOT_PARTITION_UPDATE_ADDRESS 0x13000
|
||||
#define WOLFBOOT_PARTITION_SWAP_ADDRESS 0x1E000
|
||||
```
|
||||
|
||||
### Building
|
||||
|
||||
Use `make TARGET=stm32l0`. The option `CORTEX_M0` is automatically selected for this target.
|
||||
The option `NVM_FLASH_WRITEONCE=1` is mandatory on this target, since the IAP driver does not support
|
||||
multiple writes after each erase operation.
|
||||
|
||||
Compile with:
|
||||
|
||||
`make TARGET=stm32g0 NVM_FLASH_WRITEONCE=1`
|
||||
|
||||
#### Known issues
|
||||
|
||||
With Ed25519 (default SIGN algorithm) it's not possible at the moment to compile wolfboot
|
||||
with optimizations, due to a GCC linker error complaining about a missing symbol `__gnu_thumb1_case_uqi`.
|
||||
|
||||
Possible workarounds:
|
||||
- Compile ed25519 with debug (optimizations are disabled) : `make TARGET=stm32l0 DEBUG=1`
|
||||
- Use ECDSA instead (which is much faster) : `make TARGET=stm32l0 SIGN=ECC256`
|
||||
|
||||
## SiFive HiFive1 RISC-V
|
||||
|
||||
### Features
|
||||
|
|
@ -156,3 +191,6 @@ add-symbol-file test-app/image.elf 0x20020100
|
|||
```
|
||||
riscv64-unknown-elf-objdump -D test-app/image.elf
|
||||
```
|
||||
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,294 @@
|
|||
/* stm32g0.c
|
||||
*
|
||||
* Copyright (C) 2019 wolfSSL Inc.
|
||||
*
|
||||
* This file is part of wolfBoot.
|
||||
*
|
||||
* wolfBoot is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* wolfBoot is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA
|
||||
*/
|
||||
|
||||
#include <stdint.h>
|
||||
#include <image.h>
|
||||
|
||||
#ifndef NVM_FLASH_WRITEONCE
|
||||
# error "wolfBoot STM32G0 HAL: no WRITEONCE support detected. Please define NVM_FLASH_WRITEONCE"
|
||||
#endif
|
||||
|
||||
/* STM32 G0 register configuration */
|
||||
|
||||
/* Assembly helpers */
|
||||
#define DMB() __asm__ volatile ("dmb")
|
||||
|
||||
/*** RCC ***/
|
||||
|
||||
#define RCC_BASE (0x40021000)
|
||||
#define RCC_CR (*(volatile uint32_t *)(RCC_BASE + 0x00)) //RM0444 - 5.4.1
|
||||
#define RCC_PLLCFGR (*(volatile uint32_t *)(RCC_BASE + 0x0C)) //RM0444 - 5.4.4
|
||||
#define RCC_CFGR (*(volatile uint32_t *)(RCC_BASE + 0x08)) //RM0444 - 5.4.3
|
||||
#define APB1_CLOCK_ER (*(volatile uint32_t *)(RCC_BASE + 0x3C))
|
||||
#define APB2_CLOCK_ER (*(volatile uint32_t *)(RCC_BASE + 0x40))
|
||||
|
||||
|
||||
#define RCC_CR_PLLRDY (1 << 25)
|
||||
#define RCC_CR_PLLON (1 << 24)
|
||||
#define RCC_CR_HSIRDY (1 << 10)
|
||||
#define RCC_CR_HSION (1 << 8)
|
||||
|
||||
#define RCC_CFGR_SW_HSISYS 0x0
|
||||
#define RCC_CFGR_SW_PLL 0x2
|
||||
#define RCC_PLLCFGR_PLLR_EN (1 << 28) //RM0444 - 5.4.3
|
||||
|
||||
#define RCC_PLLCFGR_PLLSRC_HSI16 2
|
||||
|
||||
|
||||
/*** APB PRESCALER ***/
|
||||
#define RCC_PRESCALER_DIV_NONE 0
|
||||
|
||||
/*** FLASH ***/
|
||||
#define PWR_APB1_CLOCK_ER_VAL (1 << 28)
|
||||
#define SYSCFG_APB2_CLOCK_ER_VAL (1 << 0) //RM0444 - 5.4.15 - RCC_APBENR2 - SYSCFGEN
|
||||
|
||||
#define FLASH_BASE (0x40022000) /*FLASH_R_BASE = 0x40000000UL + 0x00020000UL + 0x00002000UL */
|
||||
#define FLASH_ACR (*(volatile uint32_t *)(FLASH_BASE + 0x00)) //RM0444 - 3.7.1 - FLASH_ACR
|
||||
#define FLASH_KEY (*(volatile uint32_t *)(FLASH_BASE + 0x08)) //RM0444 - 3.7.2 - FLASH_KEYR
|
||||
#define FLASH_SR (*(volatile uint32_t *)(FLASH_BASE + 0x10)) //RM0444 - 3.7.4 - FLASH_SR
|
||||
#define FLASH_CR (*(volatile uint32_t *)(FLASH_BASE + 0x14)) //RM0444 - 3.7.5 - FLASH_CR
|
||||
|
||||
#define FLASHMEM_ADDRESS_SPACE (0x08000000)
|
||||
#define FLASH_PAGE_SIZE (0x800) /* 2KB */
|
||||
|
||||
/* Register values */
|
||||
#define FLASH_SR_BSY1 (1 << 16) //RM0444 - 3.7.4 - FLASH_SR
|
||||
#define FLASH_SR_SIZERR (1 << 6) //RM0444 - 3.7.4 - FLASH_SR
|
||||
#define FLASH_SR_PGAERR (1 << 5) //RM0444 - 3.7.4 - FLASH_SR
|
||||
#define FLASH_SR_WRPERR (1 << 4) //RM0444 - 3.7.4 - FLASH_SR
|
||||
#define FLASH_SR_PROGERR (1 << 3)
|
||||
#define FLASH_SR_EOP (1 << 0) //RM0444 - 3.7.4 - FLASH_SR
|
||||
|
||||
#define FLASH_CR_LOCK (1 << 31) //RM0444 - 3.7.5 - FLASH_CR
|
||||
#define FLASH_CR_STRT (1 << 16) //RM0444 - 3.7.5 - FLASH_CR
|
||||
|
||||
#define FLASH_CR_PER (1 << 1) //RM0444 - 3.7.5 - FLASH_CR
|
||||
#define FLASH_CR_PG (1 << 0) //RM0444 - 3.7.5 - FLASH_CR
|
||||
|
||||
#define FLASH_CR_PNB_SHIFT 3 //RM0444 - 3.7.5 - FLASH_CR - PNB bits 8:3
|
||||
#define FLASH_CR_PNB_MASK 0x3f //RM0444 - 3.7.5 - FLASH_CR - PNB bits 8:3 - 6 bits
|
||||
|
||||
#define FLASH_KEY1 (0x45670123)
|
||||
#define FLASH_KEY2 (0xCDEF89AB)
|
||||
|
||||
|
||||
static void RAMFUNCTION flash_set_waitstates(unsigned int waitstates)
|
||||
{
|
||||
uint32_t reg = FLASH_ACR;
|
||||
if ((reg & 0x03) != waitstates)
|
||||
FLASH_ACR = (reg & ~0x03) | waitstates ;
|
||||
}
|
||||
|
||||
static RAMFUNCTION void flash_wait_complete(void)
|
||||
{
|
||||
while ((FLASH_SR & FLASH_SR_BSY1) == FLASH_SR_BSY1)
|
||||
;
|
||||
}
|
||||
|
||||
static void RAMFUNCTION flash_clear_errors(void)
|
||||
{
|
||||
FLASH_SR |= ( FLASH_SR_SIZERR | FLASH_SR_PGAERR | FLASH_SR_WRPERR | FLASH_SR_PROGERR);
|
||||
}
|
||||
|
||||
int RAMFUNCTION hal_flash_write(uint32_t address, const uint8_t *data, int len)
|
||||
{
|
||||
int i = 0;
|
||||
uint32_t *src, *dst;
|
||||
flash_clear_errors();
|
||||
FLASH_CR |= FLASH_CR_PG;
|
||||
|
||||
while (i < len) {
|
||||
flash_clear_errors();
|
||||
if ((len - i > 3) && ((((address + i) & 0x07) == 0) && ((((uint32_t)data) + i) & 0x07) == 0)) {
|
||||
src = (uint32_t *)data;
|
||||
dst = (uint32_t *)(address + FLASHMEM_ADDRESS_SPACE);
|
||||
flash_wait_complete();
|
||||
dst[i >> 2] = src[i >> 2];
|
||||
dst[(i >> 2) + 1] = src[(i >> 2) + 1];
|
||||
flash_wait_complete();
|
||||
i+=8;
|
||||
} else {
|
||||
uint32_t val[2];
|
||||
uint8_t *vbytes = (uint8_t *)(val);
|
||||
int off = (address + i) - (((address + i) >> 3) << 3);
|
||||
uint32_t base_addr = address & (~0x07); /* aligned to 64 bit */
|
||||
int u32_idx = (i >> 2);
|
||||
dst = (uint32_t *)(base_addr);
|
||||
val[0] = dst[u32_idx];
|
||||
val[1] = dst[u32_idx + 1];
|
||||
while ((off < 8) && (i < len))
|
||||
vbytes[off++] = data[i++];
|
||||
dst[u32_idx] = val[0];
|
||||
dst[u32_idx + 1] = val[1];
|
||||
flash_wait_complete();
|
||||
}
|
||||
}
|
||||
if ((FLASH_SR & FLASH_SR_EOP) == FLASH_SR_EOP);
|
||||
FLASH_SR |= FLASH_SR_EOP;
|
||||
FLASH_CR &= ~FLASH_CR_PG;
|
||||
return 0;
|
||||
}
|
||||
|
||||
void RAMFUNCTION hal_flash_unlock(void)
|
||||
{
|
||||
flash_wait_complete();
|
||||
if ((FLASH_CR & FLASH_CR_LOCK) != 0) {
|
||||
FLASH_KEY = FLASH_KEY1;
|
||||
DMB();
|
||||
FLASH_KEY = FLASH_KEY2;
|
||||
DMB();
|
||||
while ((FLASH_CR & FLASH_CR_LOCK) != 0)
|
||||
;
|
||||
}
|
||||
}
|
||||
|
||||
void RAMFUNCTION hal_flash_lock(void)
|
||||
{
|
||||
flash_wait_complete();
|
||||
if ((FLASH_CR & FLASH_CR_LOCK) == 0)
|
||||
FLASH_CR |= FLASH_CR_LOCK;
|
||||
}
|
||||
|
||||
|
||||
int RAMFUNCTION hal_flash_erase(uint32_t address, int len)
|
||||
{
|
||||
int start = -1, end = -1;
|
||||
uint32_t end_address;
|
||||
uint32_t p;
|
||||
if (len == 0)
|
||||
return -1;
|
||||
end_address = address + len - 1;
|
||||
for (p = address; p < end_address; p += FLASH_PAGE_SIZE) {
|
||||
uint32_t reg = FLASH_CR & (~(FLASH_CR_PNB_MASK << FLASH_CR_PNB_SHIFT));
|
||||
FLASH_CR = reg | ((p >> 11) << FLASH_CR_PNB_SHIFT) | FLASH_CR_PER;
|
||||
DMB();
|
||||
FLASH_CR |= FLASH_CR_STRT;
|
||||
flash_wait_complete();
|
||||
FLASH_CR &= ~FLASH_CR_PER;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void clock_pll_off(void)
|
||||
{
|
||||
uint32_t reg32;
|
||||
|
||||
/* Select HSISYS as SYSCLK source. */
|
||||
reg32 = RCC_CFGR;
|
||||
reg32 &= ~((1 << 1) | (1 << 0));
|
||||
RCC_CFGR = (reg32 | RCC_CFGR_SW_HSISYS);
|
||||
DMB();
|
||||
/* Turn off PLL */
|
||||
RCC_CR &= ~RCC_CR_PLLON;
|
||||
DMB();
|
||||
}
|
||||
|
||||
/*This implementation will setup HSI RC 16 MHz as PLL Source Mux, PLLCLK as System Clock Source*/
|
||||
static void clock_pll_on(int powersave)
|
||||
{
|
||||
uint32_t reg32;
|
||||
uint32_t cpu_freq, plln, pllm, pllq, pllp, pllr, hpre, ppre, flash_waitstates;
|
||||
|
||||
/* Enable Power controller */
|
||||
APB1_CLOCK_ER |= PWR_APB1_CLOCK_ER_VAL;
|
||||
|
||||
/* Select clock parameters (CPU Speed = 64MHz) */
|
||||
cpu_freq = 64000000;
|
||||
pllm = 4;
|
||||
plln = 80;
|
||||
pllp = 10;
|
||||
pllq = 5;
|
||||
pllr = 5;
|
||||
hpre = RCC_PRESCALER_DIV_NONE;
|
||||
ppre = RCC_PRESCALER_DIV_NONE;
|
||||
flash_waitstates = 2;
|
||||
|
||||
flash_set_waitstates(flash_waitstates);
|
||||
|
||||
/* Enable internal high-speed oscillator. */
|
||||
RCC_CR |= RCC_CR_HSION;
|
||||
DMB();
|
||||
while ((RCC_CR & RCC_CR_HSIRDY) == 0) {};
|
||||
|
||||
/* Select HSISYS as SYSCLK source. */
|
||||
reg32 = RCC_CFGR;
|
||||
reg32 &= ~((1 << 1) | (1 << 0));
|
||||
RCC_CFGR = (reg32 | RCC_CFGR_SW_HSISYS);
|
||||
DMB();
|
||||
|
||||
/* Disable PLL */
|
||||
RCC_CR &= ~RCC_CR_PLLON;
|
||||
|
||||
/*
|
||||
* Set prescalers for AHB, ADC, ABP1, ABP2.
|
||||
*/
|
||||
reg32 = RCC_CFGR;
|
||||
reg32 &= ~(0xF0); //don't change bits [0-3] that were previously set
|
||||
RCC_CFGR = (reg32 | (hpre << 8)); //RM0444 - 5.4.3 - RCC_CFGR
|
||||
DMB();
|
||||
reg32 = RCC_CFGR;
|
||||
reg32 &= ~(0x1C00); //don't change bits [0-14]
|
||||
RCC_CFGR = (reg32 | (ppre << 12)); //RM0444 - 5.4.3 - RCC_CFGR
|
||||
DMB();
|
||||
|
||||
/* Set PLL config */
|
||||
reg32 = RCC_PLLCFGR;
|
||||
reg32 |= RCC_PLLCFGR_PLLSRC_HSI16;
|
||||
reg32 |= ((pllm - 1) << 4);
|
||||
reg32 |= plln << 8;
|
||||
reg32 |= ((pllp - 1) << 17);
|
||||
// reg32 |= ((pllq - 1) << 25); /* ? - Not in in RM0464 for STM32G0x0 */
|
||||
reg32 |= ((pllr - 1) << 29);
|
||||
RCC_PLLCFGR = reg32;
|
||||
|
||||
DMB();
|
||||
/* Enable PLL oscillator and wait for it to stabilize. */
|
||||
RCC_PLLCFGR |= RCC_PLLCFGR_PLLR_EN;
|
||||
RCC_CR |= RCC_CR_PLLON;
|
||||
DMB();
|
||||
while ((RCC_CR & RCC_CR_PLLRDY) == 0) {};
|
||||
|
||||
/* Select PLL as SYSCLK source. */
|
||||
reg32 = RCC_CFGR;
|
||||
reg32 &= ~((1 << 1) | (1 << 0));
|
||||
RCC_CFGR = (reg32 | RCC_CFGR_SW_PLL);
|
||||
DMB();
|
||||
|
||||
/* Wait for PLL clock to be selected. */
|
||||
while ((RCC_CFGR & ((1 << 1) | (1 << 0))) != RCC_CFGR_SW_PLL) {};
|
||||
|
||||
/* SYSCFG, COMP and VREFBUF clock enable */
|
||||
APB2_CLOCK_ER |= SYSCFG_APB2_CLOCK_ER_VAL;
|
||||
}
|
||||
|
||||
void hal_init(void)
|
||||
{
|
||||
clock_pll_on(0);
|
||||
}
|
||||
|
||||
void hal_prepare_boot(void)
|
||||
{
|
||||
#ifdef SPI_FLASH
|
||||
spi_release();
|
||||
#endif
|
||||
clock_pll_off();
|
||||
}
|
||||
|
||||
|
|
@ -0,0 +1,48 @@
|
|||
MEMORY
|
||||
{
|
||||
FLASH (rx) : ORIGIN = 0x00000000, LENGTH = 0x8000
|
||||
RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 20K
|
||||
}
|
||||
|
||||
SECTIONS
|
||||
{
|
||||
.text :
|
||||
{
|
||||
_start_text = .;
|
||||
KEEP(*(.isr_vector))
|
||||
*(.text*)
|
||||
*(.rodata*)
|
||||
. = ALIGN(4);
|
||||
_end_text = .;
|
||||
} > FLASH
|
||||
.edidx :
|
||||
{
|
||||
. = ALIGN(4);
|
||||
*(.ARM.exidx*)
|
||||
} > FLASH
|
||||
_stored_data = .;
|
||||
.data : AT (_stored_data)
|
||||
{
|
||||
_start_data = .;
|
||||
KEEP(*(.data*))
|
||||
. = ALIGN(4);
|
||||
KEEP(*(.ramcode))
|
||||
. = ALIGN(4);
|
||||
_end_data = .;
|
||||
} > RAM
|
||||
|
||||
.bss (NOLOAD) :
|
||||
{
|
||||
_start_bss = .;
|
||||
__bss_start__ = .;
|
||||
*(.bss*)
|
||||
*(COMMON)
|
||||
. = ALIGN(4);
|
||||
_end_bss = .;
|
||||
__bss_end__ = .;
|
||||
_end = .;
|
||||
} > RAM
|
||||
. = ALIGN(4);
|
||||
}
|
||||
|
||||
END_STACK = ORIGIN(RAM) + LENGTH(RAM);
|
||||
|
|
@ -37,6 +37,10 @@ ifeq ($(TARGET),kinetis)
|
|||
$(KINETIS_DRIVERS)/drivers/fsl_ftfx_controller.o $(KINETIS_DRIVERS)/drivers/fsl_gpio.o
|
||||
endif
|
||||
|
||||
ifeq ($(TARGET),stm32g0)
|
||||
CFLAGS+=-DNVM_FLASH_WRITEONCE=1
|
||||
endif
|
||||
|
||||
ifeq ($(TARGET),hifive1.freedom)
|
||||
CFLAGS+=-I$(FREEDOM_E_SDK)/freedom-metal/ -D__METAL_MACHINE_HEADER=\"$(FREEDOM_E_SDK)/bsp/sifive-hifive1/metal.h\"
|
||||
APP_OBJS+=$(FREEDOM_E_SDK)/freedom-metal/src/clock.o
|
||||
|
|
|
|||
|
|
@ -0,0 +1,39 @@
|
|||
/* main.c
|
||||
*
|
||||
* Test bare-metal boot-led-on application
|
||||
*
|
||||
* Copyright (C) 2019 wolfSSL Inc.
|
||||
*
|
||||
* This file is part of wolfBoot.
|
||||
*
|
||||
* wolfBoot is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* wolfBoot is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA
|
||||
*/
|
||||
|
||||
#include <stdlib.h>
|
||||
#include <stdint.h>
|
||||
#include <string.h>
|
||||
#include "led.h"
|
||||
#include "wolfboot/wolfboot.h"
|
||||
|
||||
#ifdef PLATFORM_stm32g0
|
||||
|
||||
void main(void) {
|
||||
boot_led_on();
|
||||
/* Wait for reboot */
|
||||
while(1)
|
||||
;
|
||||
}
|
||||
#endif /* PLATFORM_stm32g0 */
|
||||
|
||||
|
|
@ -104,3 +104,39 @@ void boot_led_on(void)
|
|||
|
||||
|
||||
#endif /* PLATFORM_stm32l0 */
|
||||
|
||||
#ifdef PLATFORM_stm32g0
|
||||
#include <stdint.h>
|
||||
#include "wolfboot/wolfboot.h"
|
||||
|
||||
|
||||
/*GPIOA5*/
|
||||
#define RCC_IOPENR (*(volatile uint32_t *)(0x40021034)) // 40021034
|
||||
#define RCC_IOPENR_GPIOAEN (1 << 0)
|
||||
|
||||
#define GPIOA_BASE 0x50000000
|
||||
#define GPIOA_MODE (*(volatile uint32_t *)(GPIOA_BASE + 0x00))
|
||||
#define GPIOA_OTYPE (*(volatile uint32_t *)(GPIOA_BASE + 0x04))
|
||||
#define GPIOA_OSPD (*(volatile uint32_t *)(GPIOA_BASE + 0x08))
|
||||
#define GPIOA_PUPD (*(volatile uint32_t *)(GPIOA_BASE + 0x0c))
|
||||
#define GPIOA_ODR (*(volatile uint32_t *)(GPIOA_BASE + 0x14))
|
||||
#define GPIOA_BSRR (*(volatile uint32_t *)(GPIOA_BASE + 0x18))
|
||||
#define GPIOA_AFL (*(volatile uint32_t *)(GPIOA_BASE + 0x20))
|
||||
#define GPIOA_AFH (*(volatile uint32_t *)(GPIOA_BASE + 0x24))
|
||||
#define LED_PIN (5)
|
||||
#define LED_BOOT_PIN (5)
|
||||
#define GPIO_OSPEED_100MHZ (0x03)
|
||||
|
||||
void boot_led_on(void)
|
||||
{
|
||||
uint32_t reg;
|
||||
uint32_t pin = LED_BOOT_PIN;
|
||||
RCC_IOPENR |= RCC_IOPENR_GPIOAEN;
|
||||
reg = GPIOA_MODE & ~(0x03 << (pin * 2));
|
||||
GPIOA_MODE = reg | (1 << (pin * 2)); // general purpose output mode
|
||||
reg = GPIOA_PUPD & ~(0x03 << (pin * 2));
|
||||
GPIOA_PUPD = reg | (1 << (pin * 2)); // pull-up
|
||||
GPIOA_BSRR |= (1 << pin); // set pin
|
||||
}
|
||||
|
||||
#endif /** PLATFORM_stm32g0 **/
|
||||
|
|
|
|||
Loading…
Reference in New Issue