mirror of https://github.com/wolfSSL/wolfBoot.git
74 lines
2.7 KiB
C
74 lines
2.7 KiB
C
/* pci.h
|
|
*
|
|
* Copyright (C) 2023 wolfSSL Inc.
|
|
*
|
|
* This file is part of wolfBoot.
|
|
*
|
|
* wolfBoot is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* wolfBoot is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA
|
|
*/
|
|
#ifndef PCI_H
|
|
#define PCI_H
|
|
|
|
#include <stdint.h>
|
|
|
|
#define PCI_VENDOR_ID_OFFSET 0x00
|
|
#define PCI_DEVICE_ID_OFFSET 0x02
|
|
#define PCI_COMMAND_OFFSET 0x04
|
|
/* Programming interface, Rev. ID and class code */
|
|
#define PCI_RID_CC_OFFSET 0x08
|
|
#define PCI_HEADER_TYPE_OFFSET 0x0E
|
|
#define PCI_BAR0_OFFSET (0x10)
|
|
#define PCI_BAR5_OFFSET 0x24
|
|
#define PCI_BAR5_MASK (~0x3)
|
|
#define PCI_INTR_OFFSET 0x3C
|
|
#define PCI_HEADER_TYPE_MULTIFUNC_MASK 0x80
|
|
#define PCI_HEADER_TYPE_TYPE_MASK 0x7F
|
|
#define PCI_HEADER_TYPE_DEVICE 0x0
|
|
#define PCI_HEADER_TYPE_BRIDGE 0x1
|
|
#define PCI_CLASS_MASS_STORAGE 0x01
|
|
#define PCI_SUBCLASS_SATA 0x06
|
|
#define PCI_INTERFACE_AHCI 0x01
|
|
|
|
/* Shifts & masks for CONFIG_ADDRESS register */
|
|
#define PCI_CONFIG_ADDRESS_ENABLE_BIT_SHIFT 31
|
|
#define PCI_CONFIG_ADDRESS_BUS_SHIFT 16
|
|
#define PCI_CONFIG_ADDRESS_DEVICE_SHIFT 11
|
|
#define PCI_CONFIG_ADDRESS_FUNCTION_SHIFT 8
|
|
#define PCI_CONFIG_ADDRESS_OFFSET_MASK 0xFF
|
|
|
|
/* COMMAND bits */
|
|
#define PCI_COMMAND_INT_DIS (1 << 10)
|
|
#define PCI_COMMAND_FAST_B2B_EN (1 << 9)
|
|
#define PCI_COMMAND_SERR_EN (1 << 8)
|
|
#define PCI_COMMAND_PE_RESP (1 << 6)
|
|
#define PCI_COMMAND_VGASNOOP (1 << 5)
|
|
#define PCI_COMMAND_MW_INV_EN (1 << 4)
|
|
#define PCI_COMMAND_SPECIAL_CYCLE (1 << 3)
|
|
#define PCI_COMMAND_BUS_MASTER (1 << 2)
|
|
#define PCI_COMMAND_MEM_SPACE (1 << 1)
|
|
#define PCI_COMMAND_IO_SPACE (1 << 0)
|
|
|
|
|
|
uint32_t pch_read32(uint8_t port_id, uint16_t offset);
|
|
void pch_write32(uint8_t port_id, uint16_t offset, uint32_t val);
|
|
uint32_t pci_config_read32(uint8_t bus, uint8_t dev, uint8_t fun, uint8_t off);
|
|
void pci_config_write32(uint8_t bus, uint8_t dev, uint8_t fun, uint8_t off,
|
|
uint32_t value);
|
|
uint16_t pci_config_read16(uint8_t bus, uint8_t dev, uint8_t fun, uint8_t off);
|
|
void pci_config_write16(uint8_t bus, uint8_t dev, uint8_t fun, uint8_t off,
|
|
uint16_t value);
|
|
int pci_enum_do();
|
|
#endif /* PCI_H */
|